projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 89b1dd5) | patch
ARM: Ignore/warn on accesses to the DRBAR, DRACR, and DRSR registers.
authorGabe Black <gblack@eecs.umich.edu>
Wed, 2 Jun 2010 17:58:10 +0000 (12:58 -0500)
committerGabe Black <gblack@eecs.umich.edu>
Wed, 2 Jun 2010 17:58:10 +0000 (12:58 -0500)
commit6fb5189c47546fe97fb66550f5484f4d96c4397b
treea21e47d2384de03a03bc6140db689c9c551ccbb9tree
parent89b1dd558278546a3042296d1b6c43c64d63a87ecommit | diff
ARM: Ignore/warn on accesses to the DRBAR, DRACR, and DRSR registers.
src/arch/arm/isa/formats/misc.isa diff | blob | history
src/arch/arm/miscregs.hh diff | blob | history