git.libre-soc.org Git - riscv-isa-sim.git/commit

projects / riscv-isa-sim.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: 26d7f0f) | patch

author	Andrew Waterman <waterman@cs.berkeley.edu>
	Tue, 8 Sep 2015 22:09:23 +0000 (15:09 -0700)
committer	Andrew Waterman <waterman@cs.berkeley.edu>
	Wed, 9 Sep 2015 00:00:02 +0000 (17:00 -0700)
commit	71d04ecd7ab631193a0943f8ddae222090d8e048
tree	91a80a22da66a18d28bc79c39d26111e69fab26a	tree
parent	26d7f0f08e861335dc7bb2b51759c2206915a25a	commit \| diff

Improve instruction fetch

- Performance for variable-length instructions is much better
- Refill is simpler and faster
- Support for instructions with overlapping opcodes (e.g. C.ADD + C.JALR)

15 files changed:

riscv/decode.h		diff \| blob \| history
riscv/encoding.h		diff \| blob \| history
riscv/execute.cc	[new file with mode: 0644]	blob
riscv/insns/c_add.h		diff \| blob \| history
riscv/insns/c_addi16sp.h	[new file with mode: 0644]	blob
riscv/insns/c_addiw.h		diff \| blob \| history
riscv/insns/c_ebreak.h	[new file with mode: 0644]	blob
riscv/insns/c_jalr.h	[new file with mode: 0644]	blob
riscv/insns/c_jr.h	[new file with mode: 0644]	blob
riscv/insns/c_lui.h		diff \| blob \| history
riscv/insns/c_mv.h		diff \| blob \| history
riscv/mmu.h		diff \| blob \| history
riscv/processor.cc		diff \| blob \| history
riscv/processor.h		diff \| blob \| history
riscv/riscv.mk.in		diff \| blob \| history

Simple-V augmented version of spike