projects / libreriscv.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6759db3) | patch
fcvttg CR0 fields (except SO) are undefined when RT is not written
authorJacob Lifshay <programmerjake@gmail.com>
Fri, 26 May 2023 05:09:31 +0000 (22:09 -0700)
committerJacob Lifshay <programmerjake@gmail.com>
Fri, 26 May 2023 05:09:31 +0000 (22:09 -0700)
commit72076851a4927c15c077db046d2ec0a234033fa0
tree2c0b2b65c2ebf383d1328ddb5e3bdcdf22647b6ftree
parent6759db39e11dd1809a4610bd6192b2fbd0a36853commit | diff
fcvttg CR0 fields (except SO) are undefined when RT is not written

this can occur even when fp traps are disabled in MSR, so writing
"on exceptions" is incorrect.
openpower/sv/int_fp_mv/moves_and_conversions.mdwn diff | blob | history
http://libre-riscv.org ikiwiki