projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3b2673e) | patch
back.pysim: check for a clock being added twice.
authorwhitequark <cz@m-labs.hk>
Tue, 11 Jun 2019 03:54:22 +0000 (03:54 +0000)
committerwhitequark <cz@m-labs.hk>
Tue, 11 Jun 2019 03:54:22 +0000 (03:54 +0000)
commit73631ee6e2bf47d016ff179796e59176b0cbed3e
tree19fcbfc6b01c5d52a7c4bf4ec5797a54c33fdc02tree
parent3b2673eae2f46eb5f7a3933df7bd48e6b40f1cb3commit | diff
back.pysim: check for a clock being added twice.

This commit adds a best-effort error for a common mistake of adding
a clock driving the same domain twice, such as a result of
a copy-paste error.

Fixes #27.
nmigen/back/pysim.py diff | blob | history
nmigen/test/test_sim.py diff | blob | history