projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 964a67a) | patch
Changed the $mem/$memwr WR_EN input to a per-data-bit enable signal
authorClifford Wolf <clifford@clifford.at>
Wed, 16 Jul 2014 09:38:02 +0000 (11:38 +0200)
committerClifford Wolf <clifford@clifford.at>
Wed, 16 Jul 2014 09:38:02 +0000 (11:38 +0200)
commit73e0e13d2f1b959a05d69ed715c8fdde84894d6f
tree8a604b9990ca8e3ffd405b5e74a2d0e01141fb4btree
parent964a67ac4194bb85fb3cb7a90a62dc1e4a685ea4commit | diff
Changed the $mem/$memwr WR_EN input to a per-data-bit enable signal
kernel/rtlil.cc diff | blob | history
manual/CHAPTER_CellLib.tex diff | blob | history