projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7c7addb) | patch
examples/pytholite/basic: demonstrate conversion to Verilog
authorSebastien Bourdeauducq <sebastien@milkymist.org>
Fri, 16 Nov 2012 18:38:57 +0000 (19:38 +0100)
committerSebastien Bourdeauducq <sebastien@milkymist.org>
Fri, 16 Nov 2012 18:38:57 +0000 (19:38 +0100)
commit748741b49ade77c8604f1e06a57b6585a58ccfee
treec316e6a1d7a6fea4fe8cb77eeb562da4a78b2fb0tree
parent7c7addbbe88d1fdef909df3003ea4bfb005aeb9ecommit | diff
examples/pytholite/basic: demonstrate conversion to Verilog
examples/pytholite/basic.py diff | blob | history