projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8fa2f3b) | patch
Set init state for all wires from FST and set past
authorMiodrag Milanovic <mmicko@gmail.com>
Fri, 22 Apr 2022 09:57:39 +0000 (11:57 +0200)
committerMiodrag Milanovic <mmicko@gmail.com>
Fri, 22 Apr 2022 09:57:39 +0000 (11:57 +0200)
commit75032a565d22506ae7910bfa00e2b71558a30e26
treea5b50451ab320dad400a7913fd21f8d13fdb59a3tree
parent8fa2f3b26036499945c8a7b27d2972ebc1322e01commit | diff
Set init state for all wires from FST and set past
passes/sat/sim.cc diff | blob | history