projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: da0bc31) | patch
Fix single step over csrw instructions. (#57)
authorTim Newsome <tim@sifive.com>
Wed, 13 Jul 2016 20:26:09 +0000 (13:26 -0700)
committerAndrew Waterman <waterman@eecs.berkeley.edu>
Wed, 13 Jul 2016 20:26:09 +0000 (13:26 -0700)
commit75494f3abd1195fb66d6dbe7e6feefc487ac6333
tree80a1bb18b5de6c3da52827a848a1cfc969ab380dtree
parentda0bc312aefa12960d65dd0e12aa87ad9a771f2dcommit | diff
Fix single step over csrw instructions. (#57)

csrw instructions instantly return if the PC isn't serialized. Take note
of this, and don't enter debug mode until the instruction we just
executed actually completed.
riscv/execute.cc diff | blob | history
Simple-V augmented version of spike