projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 10e8978) | patch
mem: Fix for 100% write threshold in DRAM controller
authorNeha Agarwal <neha.agarwal@arm.com>
Fri, 1 Nov 2013 15:56:21 +0000 (11:56 -0400)
committerNeha Agarwal <neha.agarwal@arm.com>
Fri, 1 Nov 2013 15:56:21 +0000 (11:56 -0400)
commit7645c8e611b5530b82789246b5025558f4b1a422
treef6ce24ca4d5dc02e04b0a71a9045f5ffc7e23645tree
parent10e8978ec0ee7a7443247d7a85ab0b3587740f1acommit | diff
mem: Fix for 100% write threshold in DRAM controller

This patch fixes the controller when a write threshold of 100% is
used.  Earlier for 100% write threshold no data is written to memory
as writes never get triggered since this corner case is not
considered.
src/mem/simple_dram.cc diff | blob | history