projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9ef8bf7) | patch
make it so that you can do a standard switch without the caches option. this will...
authorLisa Hsu <hsul@eecs.umich.edu>
Wed, 1 Nov 2006 16:49:39 +0000 (11:49 -0500)
committerLisa Hsu <hsul@eecs.umich.edu>
Wed, 1 Nov 2006 16:49:39 +0000 (11:49 -0500)
commit7665be4f7066dcc65cacc010ca740a01d57e08d5
treedc512766c3f0aed9cc497114b9f7448e815e4161tree
parent9ef8bf74c7ab3d34889e804cb4b1e365da090d0bcommit | diff
make it so that you can do a standard switch without the caches option.  this will have only the o3 cpu have a cache, rather than timing (warmup) + o3 have cache.

--HG--
extra : convert_revision : d733de7ebb362bbd7376a0235ee7f117df2d6d37
configs/common/Simulation.py diff | blob | history