projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 80b00e6) | patch
[sim,xcc] change cond. mov inst format, add implementation
authorYunsup Lee <yunsup@cs.berkeley.edu>
Mon, 16 May 2011 08:38:41 +0000 (01:38 -0700)
committerYunsup Lee <yunsup@cs.berkeley.edu>
Mon, 16 May 2011 08:38:41 +0000 (01:38 -0700)
commit7a589027a771e00646c36bc09dde723c527a26bd
tree1d8ff852303869434cedb6d15a7f496c90a7067etree
parent80b00e616e5f0c386486d1c0f902a5bb9d21c285commit | diff
[sim,xcc] change cond. mov inst format, add implementation
riscv/insns/fmovn.h diff | blob | history
riscv/insns/fmovz.h diff | blob | history
riscv/insns/movn.h diff | blob | history
riscv/insns/movz.h diff | blob | history
Simple-V augmented version of spike