projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9ee3c57) | patch
xilinx: Add simulation models for MULT18X18* and DSP48A*.
authorMarcin Kościelnicki <marcin@symbioticeda.com>
Mon, 18 Nov 2019 02:47:56 +0000 (03:47 +0100)
committerMarcin Kościelnicki <mwk@0x04.net>
Tue, 19 Nov 2019 00:00:58 +0000 (01:00 +0100)
commit7a9081440c33af05cd5b24b4eb8907ac2ba4876a
treec4b9467b060b3f7c5b00d36e60db0b69855ec1c8tree
parent9ee3c57e460b15acb8e1503e97fc35aa6eed0661commit | diff
xilinx: Add simulation models for MULT18X18* and DSP48A*.

This adds simulation models for the following primitives:

- MULT18X18 and MULT18X18S (Virtex 2*, Spartan 3)
- MULT18X18SIO (Spartan 3E, Spartan 3A)
- DSP48A (Spartan 3A DSP) — implemented in terms of DSP48A1
- DSP48A1 (Spartan 6)
techlibs/xilinx/cells_sim.v diff | blob | history
techlibs/xilinx/cells_xtra.py diff | blob | history
techlibs/xilinx/cells_xtra.v diff | blob | history