projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4f5775d) | patch
cpu: clean up architectural register classification
authorSteve Reinhardt <steve.reinhardt@amd.com>
Tue, 15 Oct 2013 18:22:42 +0000 (14:22 -0400)
committerSteve Reinhardt <steve.reinhardt@amd.com>
Tue, 15 Oct 2013 18:22:42 +0000 (14:22 -0400)
commit7aa423acad07f05ee547117406a72a5c1b4f6015
treea4a9f24bb94a743b0316ea2a907d07daddc4ffc3tree
parent4f5775df64b1b16ef4a3a02b12e4ac8a6370baedcommit | diff
cpu: clean up architectural register classification

Move from a poorly documented scheme where the mapping
of unified architectural register indices to register
classes is hardcoded all over to one where there's an
enum for the register classes and a function that
encapsulates the mapping.
13 files changed:
src/arch/arm/insts/misc.cc diff | blob | history
src/arch/arm/insts/static_inst.cc diff | blob | history
src/arch/power/insts/static_inst.cc diff | blob | history
src/arch/x86/insts/static_inst.cc diff | blob | history
src/cpu/SConscript diff | blob | history
src/cpu/checker/cpu_impl.hh diff | blob | history
src/cpu/inorder/cpu.cc diff | blob | history
src/cpu/inorder/cpu.hh diff | blob | history
src/cpu/inorder/inorder_dyn_inst.cc diff | blob | history
src/cpu/o3/dyn_inst.hh diff | blob | history
src/cpu/o3/rename_impl.hh diff | blob | history
src/cpu/reg_class.cc [new file with mode: 0644] blob
src/cpu/reg_class.hh [new file with mode: 0644] blob