projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a1c840c) | patch
$readmem[hb] file inclusion is now relative to the Verilog file
authorRodrigo Alejandro Melo <rodrigomelo9@gmail.com>
Fri, 31 Jan 2020 21:20:22 +0000 (18:20 -0300)
committerRodrigo Alejandro Melo <rodrigomelo9@gmail.com>
Fri, 31 Jan 2020 21:20:22 +0000 (18:20 -0300)
commit7b3fe404ab30767a8b65f61fa2a6eebbe9019641
tree5498675a1b64bfe88e7c5a06e9d52b8a54eff31ftree
parenta1c840ca5d6e8b580e21ae48550570aa9665741acommit | diff
$readmem[hb] file inclusion is now relative to the Verilog file

Signed-off-by: Rodrigo Alejandro Melo <rodrigomelo9@gmail.com>
CHANGELOG diff | blob | history
frontends/ast/simplify.cc diff | blob | history