projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ae07298) | patch
Adds is_wire to SigBit and SigChunk
authorRobert Baruch <robert.c.baruch@gmail.com>
Sat, 20 Feb 2021 19:46:30 +0000 (11:46 -0800)
committerMarcelina Kościelnicka <mwk@0x04.net>
Tue, 23 Feb 2021 16:52:43 +0000 (17:52 +0100)
commit7c50b89b244ed23d42f95c3d08efde40ec7ddd82
tree4d68ecb3ee14380fe5482aea72d6b69cb35a9e00tree
parentae07298a6b26315793167d9fe0e47d33412fc033commit | diff
Adds is_wire to SigBit and SigChunk

Useful for PYOSYS because Python can't easily check wire against NULL.
kernel/rtlil.h diff | blob | history