projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 20553b1) | patch
hdl.mem: fix naming of registers inside unnamed memories.
authorwhitequark <whitequark@whitequark.org>
Tue, 2 Jul 2019 18:37:02 +0000 (18:37 +0000)
committerwhitequark <whitequark@whitequark.org>
Tue, 2 Jul 2019 18:45:35 +0000 (18:45 +0000)
commit7cc0b8cbf00ccac5e49feaf00182e10db4773084
tree7902328272490f3636790b2fe9af712a5aa85001tree
parent20553b1478f03f60c1639b71a24a09a42339d352commit | diff
hdl.mem: fix naming of registers inside unnamed memories.

Before this commit, `None` would leak into the vcd file with pysim.
nmigen/hdl/mem.py diff | blob | history