projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 291530c) | patch
synth_xilinx: synth_xilinx.abc9.xc7.W to replace XC7_WIRE_DELAY macro
authorEddie Hung <eddie@fpgeh.com>
Fri, 10 Jan 2020 23:07:46 +0000 (15:07 -0800)
committerEddie Hung <eddie@fpgeh.com>
Fri, 10 Jan 2020 23:07:46 +0000 (15:07 -0800)
commit7d94e18100a6fe61805e94e754b199826571e7ef
tree7de6e21cdb193fe1ca7c8d08b624511b2bcc8bf3tree
parent291530c59f639609bc7534e561f28c9fb4081e19commit | diff
synth_xilinx: synth_xilinx.abc9.xc7.W to replace XC7_WIRE_DELAY macro
techlibs/xilinx/synth_xilinx.cc diff | blob | history