projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2dea42e) | patch
enable $bits() and $size() functions only when the SystemVerilog flag is enabled...
authorUdi Finkelstein <github@udifink.com>
Tue, 26 Sep 2017 06:19:56 +0000 (09:19 +0300)
committerUdi Finkelstein <github@udifink.com>
Tue, 26 Sep 2017 06:19:56 +0000 (09:19 +0300)
commit7e391ba90438ba1c20c29863d1556cb6bfd1ea29
treee56bd5bccb49cbb126f8f5a57270ea74a9d7b0a3tree
parent2dea42e9039cdf47ca4927f62c69c6ae7ac2e399commit | diff
enable $bits() and $size() functions only when the SystemVerilog flag is enabled for read_verilog
frontends/ast/simplify.cc diff | blob | history