projects / riscv-tests.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b4dcd8e) | patch
add rv64ud sv fadd test, shows flaw in loop for 3-arg operands
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 2 Oct 2018 07:32:34 +0000 (08:32 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 2 Oct 2018 07:32:34 +0000 (08:32 +0100)
commit7e9be87de1f3ed1a07b4d90f059ea2d1882fda6b
tree198b964d869b35ab4ad11d9f3c041fbe2d8d6b91tree
parentb4dcd8e61c889521c9ded626528122558052966ccommit | diff
add rv64ud sv fadd test, shows flaw in loop for 3-arg operands
isa/Makefile diff | blob | history
isa/macros/simplev/sv_test_macros.h diff | blob | history
isa/rv64ud/Makefrag.sv [new file with mode: 0644] blob
isa/rv64ud/sv_fadd.S [new file with mode: 0644] blob