projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: de35d97) | patch
shuffle things around a bit for sv, put rv32/64_name back to like they were
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 26 Sep 2018 04:38:56 +0000 (05:38 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 26 Sep 2018 04:38:56 +0000 (05:38 +0100)
commit7edf7d51d4fdf9f074b3468ea864db0f60c1cc83
tree0d8c12588c91cf80c31b1e8834c4597099536b7atree
parentde35d97a8f17f7ff24e2201ef794b7ea748fc30ecommit | diff
shuffle things around a bit for sv, put rv32/64_name back to like they were

decided to move sv to its own template file, and make a bit more use
of macro pre-processing
riscv/insn_template.cc diff | blob | history
riscv/insn_template_sv.cc [new file with mode: 0644] blob
Simple-V augmented version of spike