projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c38ea9a) | patch
equiv_opt: pass -D EQUIV when techmapping.
authorwhitequark <whitequark@whitequark.org>
Fri, 7 Dec 2018 16:58:33 +0000 (16:58 +0000)
committerwhitequark <whitequark@whitequark.org>
Fri, 7 Dec 2018 17:20:34 +0000 (17:20 +0000)
commit7ff5a9db2d17c384260c2220c9205a7b4891f001
treeb2a11d22feab846070dda3612ad60b0504ca8caatree
parentc38ea9ae65b2a987d6a7ea790abf339944069f9acommit | diff
equiv_opt: pass -D EQUIV when techmapping.

This allows avoiding techmap crashes e.g. because of large memories
in white-box cell models.
passes/equiv/equiv_opt.cc diff | blob | history
techlibs/ice40/cells_sim.v diff | blob | history
tests/opt/ice40_carry.v [deleted file] blob | history
tests/opt/opt_lut.ys diff | blob | history