projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 060e77c) | patch
intel_synth: Make family explicit and match
authorBen Widawsky <ben@bwidawsk.net>
Mon, 8 Jul 2019 19:24:24 +0000 (12:24 -0700)
committerDan Ravensloft <dan.ravensloft@gmail.com>
Thu, 18 Jul 2019 16:06:03 +0000 (17:06 +0100)
commit809b94a67b0b666018b35536d4de327e99378a6f
tree703d8ba85c31a7ad0a13d5367f06aab2795b06d1tree
parent060e77c09b51aabe712315d5fd655f62a765d62fcommit | diff
intel_synth: Make family explicit and match

The help and code default to MAX10 for the family, however the couple of
if ladders defaulted to cycloneive. Fix this inconsistency and the next
patch will clean it up.

Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
techlibs/intel/synth_intel.cc diff | blob | history