projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4ca5b36) | patch
REMAP parallel-reduce:
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 6 Sep 2022 14:28:05 +0000 (15:28 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 6 Sep 2022 14:28:05 +0000 (15:28 +0100)
commit80c5c65b2e24c0c813e18e118f79bc120ffbfb20
treed497fb7550c84bef9b9e71f0727c818c4a752e1ftree
parent4ca5b36dd4a72243a433e6371993667d4eedf916commit | diff
REMAP parallel-reduce:
https://bugs.libre-soc.org/show_bug.cgi?id=864
* add 0b0111 csv entry for svshape
* stop sv/trans/svp64.py raising exception for SVrm=0b0111
* add beginnings of svshape SVrm=0b0111 to simplev.mdwn
* add first unit test
openpower/isa/simplev.mdwn diff | blob | history
openpower/isatables/minor_22.csv diff | blob | history
src/openpower/decoder/isa/test_caller_svp64_parallel_reduce.py [new file with mode: 0644] blob
src/openpower/sv/trans/svp64.py diff | blob | history