projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: efb9b5b) | patch
vendor: yosys is a required tool for all Verilog-based flows.
authorwhitequark <cz@m-labs.hk>
Thu, 10 Oct 2019 14:38:09 +0000 (14:38 +0000)
committerwhitequark <cz@m-labs.hk>
Thu, 10 Oct 2019 14:38:09 +0000 (14:38 +0000)
commit80fde936ef1fbdaae05d3bfa01caf9ceaa592b60
treed41c5d3ccc8a7468033a3c1e79eed0a8c49463eftree
parentefb9b5b0598ffb5d3bcb22124939d04b2b0507dbcommit | diff
vendor: yosys is a required tool for all Verilog-based flows.
nmigen/vendor/lattice_ecp5.py diff | blob | history
nmigen/vendor/lattice_ice40.py diff | blob | history
nmigen/vendor/xilinx_7series.py diff | blob | history
nmigen/vendor/xilinx_spartan_3_6.py diff | blob | history