projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6978f3a) | patch
Added Xilinx example for Basys3 board
authorClifford Wolf <clifford@clifford.at>
Sun, 1 Feb 2015 16:09:34 +0000 (17:09 +0100)
committerClifford Wolf <clifford@clifford.at>
Sun, 1 Feb 2015 16:09:34 +0000 (17:09 +0100)
commit816fe6bbe0ad90f7a696dd208dae6db8139dfd00
tree9be22cb0d132ebb6f7c361deb61bb7ebf67f1a8atree
parent6978f3a77baa1220ba0f8a41ca26f5f7bc98dd0acommit | diff
Added Xilinx example for Basys3 board
techlibs/xilinx/cells_sim.v diff | blob | history
techlibs/xilinx/example_basys3/README [new file with mode: 0644] blob
techlibs/xilinx/example_basys3/example.v [new file with mode: 0644] blob
techlibs/xilinx/example_basys3/example.xdc [new file with mode: 0644] blob
techlibs/xilinx/example_basys3/run.sh [new file with mode: 0644] blob
techlibs/xilinx/example_basys3/run_prog.tcl [new file with mode: 0644] blob
techlibs/xilinx/example_basys3/run_vivado.tcl [new file with mode: 0644] blob
techlibs/xilinx/example_basys3/run_yosys.ys [new file with mode: 0644] blob
techlibs/xilinx/synth_xilinx.cc diff | blob | history