projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 37a9762) | patch
reorganise twin-predication
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 4 Oct 2018 13:11:02 +0000 (14:11 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 4 Oct 2018 13:11:02 +0000 (14:11 +0100)
commit833752a4ba3a70eb50aa51193409295a7ecceb55
treefe0fe017b4a89a7f4bf5dfb82d75ee6fa5f15ac4tree
parent37a9762f8bd82f66397ba1cfa1215660247b1e66commit | diff
reorganise twin-predication

move the offset incrementing to outside of the sv_insn_t, and pass in
the src_offs and dest_offs by reference, mirroring and matching the
predication src and dest referencing
id_regs.py diff | blob | history
riscv/insn_template_sv.cc diff | blob | history
riscv/sv.cc diff | blob | history
riscv/sv_decode.h diff | blob | history
Simple-V augmented version of spike