projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 47c89d6) | patch
Initial support for Anlogic FPGA
authorMiodrag Milanovic <mmicko@gmail.com>
Sat, 1 Dec 2018 17:28:54 +0000 (18:28 +0100)
committerMiodrag Milanovic <mmicko@gmail.com>
Sat, 1 Dec 2018 17:28:54 +0000 (18:28 +0100)
commit83bce9f59c2ae54038f1cf2938fd095e7039c38a
tree1e5010e614646cb4262e79c90ec9e2b74dbd5be9tree
parent47c89d600c11aee97e325351d295781169d62978commit | diff
Initial support for Anlogic FPGA
techlibs/anlogic/Makefile.inc [new file with mode: 0644] blob
techlibs/anlogic/anlogic_eqn.cc [new file with mode: 0644] blob
techlibs/anlogic/arith_map.v [new file with mode: 0644] blob
techlibs/anlogic/cells_map.v [new file with mode: 0644] blob
techlibs/anlogic/cells_sim.v [new file with mode: 0644] blob
techlibs/anlogic/eagle_bb.v [new file with mode: 0644] blob
techlibs/anlogic/synth_anlogic.cc [new file with mode: 0644] blob