projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d48950d) | patch
xilinx: Add support for LUT RAM on LUT4-based devices.
authorMarcin Kościelnicki <mwk@0x04.net>
Mon, 3 Feb 2020 17:37:28 +0000 (18:37 +0100)
committerMarcelina Kościelnicka <mwk@0x04.net>
Fri, 7 Feb 2020 08:03:22 +0000 (09:03 +0100)
commit89adef352fde57fa599d66fe404c3c2b9e607a7f
tree57dc27856458c388187570d43178f43f3503bb46tree
parentd48950d92d748cc24ecfefc5beab19ea899982dfcommit | diff
xilinx: Add support for LUT RAM on LUT4-based devices.

There are multiple other kinds of RAMs supported on these devices, but
RAM16X1D is the only dual-port one.

Fixes #1549
techlibs/xilinx/Makefile.inc diff | blob | history
techlibs/xilinx/lut4_lutrams.txt [new file with mode: 0644] blob
techlibs/xilinx/lut6_lutrams.txt [new file with mode: 0644] blob
techlibs/xilinx/lutrams.txt [deleted file] blob | history
techlibs/xilinx/synth_xilinx.cc diff | blob | history
tests/arch/xilinx/lutram.ys diff | blob | history