projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1cac671) | patch
Add optimization to rtlil back-end for all-x parameter values
authorClaire Xenia Wolf <claire@clairexen.net>
Mon, 27 Sep 2021 14:02:20 +0000 (16:02 +0200)
committerClaire Xenia Wolf <claire@clairexen.net>
Mon, 27 Sep 2021 14:02:20 +0000 (16:02 +0200)
commit89df26e4bcc958708f9c0715440ff08975d4e0f7
treea1af2b6441f019ae0e7b42bd0336067b7a97dd6dtree
parent1cac671c70bc3da9808ceb3add15686da4a5d82ecommit | diff
Add optimization to rtlil back-end for all-x parameter values

Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
backends/rtlil/rtlil_backend.cc diff | blob | history