projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 069c07f) | patch
Changed supervisor mode
authorAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Fri, 11 Nov 2011 08:02:01 +0000 (00:02 -0800)
committerAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Fri, 11 Nov 2011 08:02:01 +0000 (00:02 -0800)
commit8a5c0e51c3fe386cf2cf4f40d1cb103d3a9f95fd
tree8bbffc264327ae4a4c9853ce2394ee433cbfd4fftree
parent069c07f440ac207a3bbe71f79c2834a9f0b919e5commit | diff
Changed supervisor mode

- initial PC is 0x2000
- PCRs renumbered
- clearing IPIs now requires a write to a different PCR
- IRQs are each given their own cause #
riscv/decode.h diff | blob | history
riscv/insns/mfpcr.h diff | blob | history
riscv/insns/mtpcr.h diff | blob | history
riscv/processor.cc diff | blob | history
riscv/processor.h diff | blob | history
riscv/sim.cc diff | blob | history
riscv/trap.h diff | blob | history
Simple-V augmented version of spike