projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a6f290a) | patch
com/uart: add tx and rx fifos.
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Fri, 1 May 2015 13:58:10 +0000 (15:58 +0200)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Fri, 1 May 2015 13:59:26 +0000 (15:59 +0200)
commit8aa3fb3eb707e6a3c72979d870f393398f022479
tree69a25bbc12fd73d03a5a2ee7c186c0fbb91ae30ctree
parenta6f290ac16a84bb9607f981b3a68c20d74d822d8commit | diff
com/uart: add tx and rx fifos.

Since ressource usage is low with default depth of 16 (implemented in RAM LUTs) we don't keep old behaviour.
Tested successfully with BIOS and flterm.
misoclib/com/uart/__init__.py diff | blob | history
software/libbase/uart.c diff | blob | history