projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8206826) | patch
genlib/fifo: use synchronous memory read instead of additional register
authorSebastien Bourdeauducq <sb@m-labs.hk>
Sat, 2 Aug 2014 00:52:49 +0000 (08:52 +0800)
committerSebastien Bourdeauducq <sb@m-labs.hk>
Sat, 2 Aug 2014 00:52:49 +0000 (08:52 +0800)
commit8baa957539d965b6548983b177e186a855d8ed5e
treef1b01846a32e550f1b71993246cadce75546e6c0tree
parent82068267dba100b246a8c3db67a87ac1869ab46bcommit | diff
genlib/fifo: use synchronous memory read instead of additional register

The latter causes problems with InsertReset
migen/genlib/fifo.py diff | blob | history