projects / libreriscv.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 815c473) | patch
add LWSP pseudo-code (it is actually a unit stride vector-load)
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 5 Oct 2018 14:36:48 +0000 (15:36 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 5 Oct 2018 14:36:48 +0000 (15:36 +0100)
commit8bc706a9bb8da09428b39646eb19577f399a3893
tree7a75443f99fbc1ebf97676e19238f94ef6dbd3d6tree
parent815c473d02f93c5c732401c23efd77ed69f5cc49commit | diff
add LWSP pseudo-code (it is actually a unit stride vector-load)
also add new "STATE" CSR (remove REALVL)
also clarify Regster CSR table
simple_v_extension/specification.mdwn diff | blob | history
http://libre-riscv.org ikiwiki