projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5a607e9) | patch
add compressed-identifying patterns to id_regs.py
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 30 Sep 2018 04:12:49 +0000 (05:12 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 30 Sep 2018 04:12:49 +0000 (05:12 +0100)
commit8bdeded4ebf4081017b44789067172fd2d3a784c
treea29607599079d99c221ae9477cd3c6a659d6ae2ftree
parent5a607e9bcd974ce7e554191d88d8d9b9c9f97124commit | diff
add compressed-identifying patterns to id_regs.py

also skip LUI (and C.LUI) as non-paralleliseable instructions
id_regs.py diff | blob | history
Simple-V augmented version of spike