projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d1779bd) | patch
build.plat,vendor: allow clock constraints on arbitrary signals.
authorwhitequark <whitequark@whitequark.org>
Wed, 11 Sep 2019 23:35:43 +0000 (23:35 +0000)
committerwhitequark <whitequark@whitequark.org>
Wed, 11 Sep 2019 23:35:43 +0000 (23:35 +0000)
commit8c30147e39ccc19294ab2d62888dc1e70b0672b5
tree7cb9738693ac1ca2cb4c5f4cf987ee7f3c8b98dbtree
parentd1779bdb5966ac65ecbba62f06145383ae3c0420commit | diff
build.plat,vendor: allow clock constraints on arbitrary signals.

Currently only done for Synopsys based toolchains (i.e. not nextpnr).

Refs #88.
nmigen/build/plat.py diff | blob | history
nmigen/vendor/lattice_ecp5.py diff | blob | history
nmigen/vendor/xilinx_7series.py diff | blob | history
nmigen/vendor/xilinx_spartan_3_6.py diff | blob | history