projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ce11b30) | patch
misoclib/com/uart: remove irq condition parameters and use "non-full" for tx irq...
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Fri, 24 Jul 2015 22:21:59 +0000 (00:21 +0200)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Fri, 24 Jul 2015 22:25:09 +0000 (00:25 +0200)
commit8d1c555e36aa7305c736825cdb2892d74ca42bd7
treef83acc0e8ce547bcf103bbe3e25980ef061f5899tree
parentce11b30140f493a6b8b70b2dddb7d6e2f6037d66commit | diff
misoclib/com/uart: remove irq condition parameters and use "non-full" for tx irq, "non-empty" for rx irq.

An optimal solution for both sync and async mode is not easy to implement, it would requires moving CDC out of UART module and handling in the PHY with AsyncFIFO or minimal depth.
For now use the solution that works for both cases. We'll try to optimize that if we have performance issues.
misoclib/com/uart/__init__.py diff | blob | history