projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8f5e6d7) | patch
Really permute Xilinx LUT mappings as default LUT6.I5:A6
authorEddie Hung <eddie@fpgeh.com>
Tue, 18 Jun 2019 18:48:48 +0000 (11:48 -0700)
committerEddie Hung <eddie@fpgeh.com>
Tue, 18 Jun 2019 18:48:48 +0000 (11:48 -0700)
commit8e0a47fb920af1126adb67f884b5ce1443a9b4a9
tree344405b80a0a85324f7f07e31e70ea6f94cd759ftree
parent8f5e6d73ff3c81d96fbb53e0c67572830800c301commit | diff
Really permute Xilinx LUT mappings as default LUT6.I5:A6
techlibs/xilinx/lut_map.v diff | blob | history