projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5524af8) | patch
X86: add ULL to 1's being shifted in 64-bit values
authorVince Weaver <vince@csl.cornell.edu>
Wed, 11 Nov 2009 22:49:09 +0000 (17:49 -0500)
committerVince Weaver <vince@csl.cornell.edu>
Wed, 11 Nov 2009 22:49:09 +0000 (17:49 -0500)
commit8f6744c19c7d6cf87a207e901503c3435c1ff7a9
treea557f896130cfd9c14dc271b7169bd58dcd54f8atree
parent5524af83efab8ee502f84987d56306ecd140ab80commit | diff
X86: add ULL to 1's being shifted in 64-bit values

Some of the micro-ops weren't casting 1 to ULL before shifting,
which can cause problems.  On the perl makerand input this
caused some values to be negative that shouldn't have been.

The casts are done as ULL(1) instead of 1ULL to match others
in the m5 code base.
src/arch/x86/isa/microops/mediaop.isa diff | blob | history
src/arch/x86/isa/microops/regop.isa diff | blob | history