projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 584780d) | patch
verilog: allow null gen-if then block
authorZachary Snow <zach@zachjs.com>
Tue, 5 May 2020 00:22:16 +0000 (20:22 -0400)
committerZachary Snow <zach@zachjs.com>
Wed, 6 May 2020 12:43:02 +0000 (08:43 -0400)
commit8f9bba1bbfdb56630dadd75a3f92f7bfb26b3df6
tree89b8cd47b0bc502434f631c65bd3b90aff8c2393tree
parent584780d776c92bc91731dbc2710dd8d9a624dc70commit | diff
verilog: allow null gen-if then block
frontends/verilog/verilog_parser.y diff | blob | history
tests/various/gen_if_null.v [new file with mode: 0644] blob
tests/various/gen_if_null.ys [new file with mode: 0644] blob