projects / gcc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6ce065b) | patch
re PR rtl-optimization/83620 (ICE: in assign_by_spills, at lra-assigns.c:1470: unable...
authorJakub Jelinek <jakub@redhat.com>
Tue, 16 Jan 2018 08:55:14 +0000 (09:55 +0100)
committerJakub Jelinek <jakub@gcc.gnu.org>
Tue, 16 Jan 2018 08:55:14 +0000 (09:55 +0100)
commit9064759767c96c221038fc5998596d425a18622d
treede444aa529a405d1f8eed5b7808bb93560c1b7f6tree
parent6ce065b607072415124a6a15124e1424f5b6a5e8commit | diff
re PR rtl-optimization/83620 (ICE: in assign_by_spills, at lra-assigns.c:1470: unable to find a register to spill with -flive-range-shrinkage --param=max-sched-ready-insns=0)

PR rtl-optimization/86620
* params.def (max-sched-ready-insns): Bump minimum value to 1.

* gcc.dg/pr64935-2.c: Use --param=max-sched-ready-insns=1
instead of --param=max-sched-ready-insns=0.
* gcc.target/i386/pr83620.c: New test.
* gcc.dg/pr83620.c: New test.

From-SVN: r256729
gcc/ChangeLog diff | blob | history
gcc/params.def diff | blob | history
gcc/testsuite/ChangeLog diff | blob | history
gcc/testsuite/gcc.dg/pr64935-2.c diff | blob | history
gcc/testsuite/gcc.dg/pr83620.c [new file with mode: 0644] blob
gcc/testsuite/gcc.target/i386/pr83620.c [new file with mode: 0644] blob