projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 43c938d) | patch
ARM: mark msr/mrs instructions as SerializeBefore/After
authorMin Kyu Jeong <minkyu.jeong@arm.com>
Mon, 23 Aug 2010 16:18:41 +0000 (11:18 -0500)
committerMin Kyu Jeong <minkyu.jeong@arm.com>
Mon, 23 Aug 2010 16:18:41 +0000 (11:18 -0500)
commit92ae620be8b46742042dcfe6dfaf38ecac24ad09
tree740b871d75a40aa85582ba11aadca144978f2378tree
parent43c938d23e2b28c7190bd10c470c452676f5cb9dcommit | diff
ARM: mark msr/mrs instructions as SerializeBefore/After
Since miscellaneous registers bypass wakeup logic, force serialization
to resolve data dependencies through them
* * *
ARM: adding non-speculative/serialize flags for instructions change CPSR
src/arch/arm/isa/insts/misc.isa diff | blob | history
src/cpu/base_dyn_inst_impl.hh diff | blob | history
src/cpu/o3/iew_impl.hh diff | blob | history
src/cpu/o3/inst_queue_impl.hh diff | blob | history