projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3edc239) | patch
Changes neccesary to support full system coherence on the first level of caches with...
authorRon Dreslinski <rdreslin@umich.edu>
Mon, 17 Jan 2005 19:57:26 +0000 (14:57 -0500)
committerRon Dreslinski <rdreslin@umich.edu>
Mon, 17 Jan 2005 19:57:26 +0000 (14:57 -0500)
commit93146bc81a391fc298c2b49e2b3ecf969ae93b72
tree8cbbbdbc95ecff1f02f0f587f4066d7132b2e95ctree
parent3edc239c1320b688294ff6c83b8da922e5c7f53bcommit | diff
Changes neccesary to support full system coherence on the first level of caches with a event based bus
-Change how the blocking is implemented
-Update coherence policy state table to include sotware prefetches and DMA requests

--HG--
extra : convert_revision : 80f37dc1c7221b684888e859b534d008c578669c