projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1d5b6ac) | patch
cxxrtl: run edge detectors only once in eval().
authorwhitequark <whitequark@whitequark.org>
Wed, 22 Apr 2020 12:45:19 +0000 (12:45 +0000)
committerwhitequark <whitequark@whitequark.org>
Wed, 22 Apr 2020 12:47:28 +0000 (12:47 +0000)
commit93288b8eaea3e346275082352edeea5cfb4ac38a
tree408110df9e052d06e6cd6eacb19eff80ec12d68etree
parent1d5b6ac253a397d173b92549d420d898f80e577fcommit | diff
cxxrtl: run edge detectors only once in eval().

As a result, Minerva SRAM SoC runs ~15% faster.
backends/cxxrtl/cxxrtl.cc diff | blob | history