projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6eb6ffd) | patch
expand register size to 128 long, add exceptions if bounds exceeded
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 2 Nov 2018 11:26:44 +0000 (11:26 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 2 Nov 2018 11:26:44 +0000 (11:26 +0000)
commit93b790ce3175b9cbe3d688bf33c0fd8289ddeb39
tree1c8c79ed6b0cd71d0111583eec924506b5515be8tree
parent6eb6ffdbeb142ab75667fb30e8d8ff4e33a3ef42commit | diff
expand register size to 128 long, add exceptions if bounds exceeded

also adding debug prints for tracking down obscure fmv bug
riscv/decode.h diff | blob | history
riscv/processor.h diff | blob | history
riscv/sv_insn_redirect.cc diff | blob | history
Simple-V augmented version of spike