projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8b35bd6) | patch
X86: Implement MSR reads and writes and the wrsmr and rdmsr instructions.
authorGabe Black <gblack@eecs.umich.edu>
Fri, 12 Oct 2007 23:37:55 +0000 (16:37 -0700)
committerGabe Black <gblack@eecs.umich.edu>
Fri, 12 Oct 2007 23:37:55 +0000 (16:37 -0700)
commit9498e536c0231b808669f2bacb4c0628d1ec309a
tree13edd1623e87077269a03b10a37a66bf61f4f969tree
parent8b35bd6fe79ce069428431a4edbe43b8373f7e87commit | diff
X86: Implement MSR reads and writes and the wrsmr and rdmsr instructions.
There are no priviledge checks, so these instructions will all work in all
modes.

--HG--
extra : convert_revision : ff893eb569313d8aecbfffb47bcbd1c2d65cd393
src/arch/x86/SConscript diff | blob | history
src/arch/x86/isa/decoder/two_byte_opcodes.isa diff | blob | history
src/arch/x86/isa/insts/system/__init__.py diff | blob | history
src/arch/x86/isa/insts/system/msrs.py [new file with mode: 0644] blob
src/arch/x86/isa/microasm.isa diff | blob | history
src/arch/x86/isa/microops/ldstop.isa diff | blob | history
src/arch/x86/miscregs.hh diff | blob | history
src/arch/x86/mmaped_ipr.hh diff | blob | history
src/arch/x86/tlb.cc diff | blob | history
src/arch/x86/x86_traits.hh diff | blob | history