projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a082b25) | patch
starting to add sv.cmp support and failfirst, had to add
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 6 Oct 2022 13:36:23 +0000 (14:36 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 6 Oct 2022 13:36:23 +0000 (14:36 +0100)
commit94c774a45685a1363ef39192280da4be504041a9
tree40aed7d0f80000196906f5b4de02c4e64d7dfb86tree
parenta082b25264bbb22527bda6e409b21223e8531c47commit | diff
starting to add sv.cmp support and failfirst, had to add
SVMode to SVP64RMModeDecode to identify the different RM modes first
src/openpower/decoder/isa/caller.py diff | blob | history
src/openpower/decoder/power_decoder.py diff | blob | history
src/openpower/decoder/power_decoder2.py diff | blob | history
src/openpower/decoder/power_enums.py diff | blob | history
src/openpower/decoder/power_svp64.py diff | blob | history
src/openpower/decoder/power_svp64_rm.py diff | blob | history