projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 30f2d8a) | patch
add a test which does both sc and rfid, and does rudimentary
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 20 Oct 2023 21:09:22 +0000 (22:09 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 20 Oct 2023 21:09:22 +0000 (22:09 +0100)
commit9605c450f02c4f3675d1348a32f95dde66f9380c
treeafe89aa63786e17149aac4a9f727c0ad8a18992ftree
parent30f2d8a8e92ad2939775f19e6a0f387499e9842bcommit | diff
add a test which does both sc and rfid, and does rudimentary
checking that they are executed in expected order by setting some GPRs.
a whole bunch of NOPs were added to get the assembler to start at 0xc00
with a jump right at the start. terrible hack but does the job.
src/openpower/test/trap/trap_cases.py diff | blob | history