projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 521d68c) | patch
ARM: Fix some subtle bugs in the GIC
authorPrakash Ramrakhyani <Prakash.Ramrakhyani@arm.com>
Fri, 1 Oct 2010 21:04:00 +0000 (16:04 -0500)
committerPrakash Ramrakhyani <Prakash.Ramrakhyani@arm.com>
Fri, 1 Oct 2010 21:04:00 +0000 (16:04 -0500)
commit9792bbc32400f522830ff8d92209c672d12440f3
tree3ff0914c7f9fbde791317460bb48fa33c920d104tree
parent521d68c82a2399bfe32f282aa58708103369b99ccommit | diff
ARM: Fix some subtle bugs in the GIC

The GIC code can write to the registers with 8, 16, or 32 byte
accesses which could set/clear different numbers of interrupts.
src/dev/arm/SConscript diff | blob | history
src/dev/arm/gic.cc diff | blob | history
src/dev/arm/gic.hh diff | blob | history