projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e3ee27c) | patch
arm: Mark some miscregs (timer counter) registers at unverifiable.
authorAli Saidi <Ali.Saidi@ARM.com>
Thu, 30 Oct 2014 04:18:24 +0000 (23:18 -0500)
committerAli Saidi <Ali.Saidi@ARM.com>
Thu, 30 Oct 2014 04:18:24 +0000 (23:18 -0500)
commit9900629f83139ed213a440375ea32bc95333b8d9
tree1cfe6a9e6f854d8f48c5bb1aa863b8c9c7db838atree
parente3ee27c7b4da421676ca7d77c0953726259890d5commit | diff
arm: Mark some miscregs (timer counter) registers at unverifiable.

The checker can't verify timer registers, so it should just grab the version
from the executing CPU, otherwise it could get a larger value and diverge
execution.
src/arch/arm/isa/formats/aarch64.isa diff | blob | history
src/arch/arm/isa/formats/misc.isa diff | blob | history
src/arch/arm/miscregs.cc diff | blob | history
src/arch/arm/miscregs.hh diff | blob | history