projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: df5ebfa) | patch
Added 'assert-limit' option for 'select' command
authoreshellko <kornukhin@mail.ru>
Fri, 1 Jul 2016 06:24:22 +0000 (10:24 +0400)
committerGitHub <noreply@github.com>
Fri, 1 Jul 2016 06:24:22 +0000 (10:24 +0400)
commit9a742f4069d6413bcf46b84c3b3f0e5cfc47f647
tree2b7205866ff55746738d22fcf5ea0ae6434f03e9tree
parentdf5ebfa0a0fc6d060caaa21b74a2f1a7b4ba0f86commit | diff
Added 'assert-limit' option for 'select' command

For resource limited designs such as FPGA it can be useful to specify limit of specific resources available on board. So user can check if he should change RTL as early as mapping done.
passes/cmds/select.cc diff | blob | history